当社グループは 3,000 以上の世界的なカンファレンスシリーズ 米国、ヨーロッパ、世界中で毎年イベントが開催されます。 1,000 のより科学的な学会からの支援を受けたアジア および 700 以上の オープン アクセスを発行ジャーナルには 50,000 人以上の著名人が掲載されており、科学者が編集委員として名高い
。オープンアクセスジャーナルはより多くの読者と引用を獲得
700 ジャーナル と 15,000,000 人の読者 各ジャーナルは 25,000 人以上の読者を獲得
Debalina Ghosh, Depanwita Debnath and Amlan Chakrabarti
The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT) and requires less number of computations than that of direct evaluation of DFT. It has several applications in signal processing. Because of the complexity of the processing algorithm of FFT, recently various FFT algorithms have been proposed to meet real-time processing requirements and to reduce hardware complexity over the last decades. This is in two directions. One related to the algorithmic point of view and the other based on ASIC architecture. The last one was pushed by VLSI technology evolution. In this work, we present three different architectures of FFT processor to perform 1024 point FFT analysis. The designs have been simulated and its FPGA based implementation has been verified successfully using Xilinx ISE 11.1 tool using VHDL. There are also comparative studies among those architectures. The objective of this work was to get an area & time efficient architecture that could be used as a coprocessor with built in all resources necessary for an embedded DSP application.